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A Back to Back HVdc Link With Multilevel
Current Reinjection Converters
Yong He Liu, Lasantha B. Perera, Jos Arrillaga, and Neville R. Watson, Senior Member, IEEE
Abstract—A back to back (BTB) HVdc interconnector consisting
of multilevel current reinjection (MLCR) converters is described,
based on the parallel converter configuration. Since the MLCR
creates a zero current region during the commutations, the pro-
posed BTB configuration permits the continued use of thyristor
valves, without loosing the control flexibility of the self-commu-
tating process. Extensive EMTDC simulation is used to demon-
strate the satisfactory response of the proposed BTB HVdc inter-
connector control structure to varying active and reactive power
operating conditions.
Index Terms—Current source conversion, HVdc, self-commu-
tating conversion.
I. INTRODUCTION
THE back to back link has played an important part fromthe beginning of HVdc transmission in the interconnec-
tion of systems of different frequencies or incompatible fre-
quency control. Its role is likely to increase in the market-ori-
ented power system environment due to the greater control flex-
ibility provided by self-commutating conversion. In this respect,
the IGBT-based PWM voltage source conversion (VSC) is cur-
rently preferred to the multilevel conversion alternatives, despite
the high switching losses involved [1]–[4].
The conventional thyristor based current source converter
(CSC) configuration still provides the more economical solu-
tion for large power dc interchange. Self-commutating CSC [5],
[6] is not normally considered for HVdc transmission, because
the converter terminals require a large interface capacitor to
absorb the inductive energy stored in the ac system side during
the commutation periods.
A previous contribution has described a self-commutating
MLCR scheme [7] with a substantially reduced number of
switching components. It uses the parallel converter con-
figuration, which has no need for dc blocking capacitors (a
requirement of the multilevel scheme when used with the series
converter configuration [8]) and uses the inter-phase coupling
reactor as the reinjection transformer. Moreover, the need for a
large interface capacitance on the converter ac side is avoided
by forcing a zero current region during the commutations.
The creation of a zero current switching condition is the most
important property of the proposed configuration, because it
makes it possible for the main bridges to commutate naturally,
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Fig. 1. MLCR–CSC configuration.
i.e., without the need for gate turn off assistance; in other words
permits the continued use of thyristor valves, without loosing
the control flexibility of the self-commutating process.
Although the parallel converter configuration is not cost ef-
fective for long distance HVdc, where transmission efficiency
requires the use of very high voltages (which favors the series
connection), it can be competitive for back to back applications,
where the magnitude of the dc voltage plays only a small part
in the overall link efficiency.
This paper describes the power and control structures of a
MLCR based back to back HVdc interconnection using the par-
allel converter configuration and demonstrates the dynamic per-
formance by EMTDC simulation.
II. MLCR STRUCTURE AND THEORETICAL WAVEFORMS
The only extra component of an MLCR dual parallel con-
verter, shown in Fig. 1 for the five level configuration, is a multi-
tapped reactor, which operating as an autotransformer provides
the different levels of reinjection current to the main bridges.
If each winding of the multitapped reactor is designed with the
same number of turns, this circuit produces the linear symmet-
rical step reinjection current waveforms and , shown
in Fig. 2(a) and (b), which force the valve currents to zero in the
commutation regions. In the five level configuration, the zero
current intervals are sufficiently long (7.5 or 347 s at 60 Hz)
for the outgoing valve to recover its reverse voltage blocking
capability. This implies that natural commutations in the main
bridges can be achieved for any firing angle (positive or nega-
tive), provided that the reinjection switches have turn-off capa-
bility. In other words self-commutation can be achieved using
conventional thyristor bridges.
0885-8977/$25.00 © 2007 IEEE
LIU et al.: BACK TO BACK HVDC LINK WITH MULTILEVEL CURRENT REINJECTION CONVERTERS 1905
Fig. 2. Current waveforms of the MLCR CSC.
Fig. 3. MLCR–CSC BTB link model.
The combination of the reinjection and main bridge currents,
plus the effect of the 30 phase-shift between the bridges pro-
duces a 48-pulse current waveform at the output, as shown in
Fig. 2(e), with a total harmonic distortion (THD) of 4%, the pre-
dominant harmonic (i.e., the 47th) being kept under 2% [7].
III. CONTROL SYSTEM
The fundamental frequency switching restriction of the main
valves in multilevel conversion does not permit fully indepen-
dent amplitude and phase angle control at each end of the link. In
an MLCR current source converter, the only variable that con-
trols the converter operation is (the displacement angle be-
tween the converter terminal voltage and output current).
The dynamic model of the back to back link is next developed
with reference to the simplified system of Fig. 3, where the dual
converters are connected to two ideal ac voltage sources and
Fig. 4. MLCR–CSC BTB link model in detail.
operating at 50 and 60 Hz, respectively. Although the main
converter valves are represented as GTOs, in the figure, they can
be conventional thyristors as explained in the previous section.
The ac output currents are specified by their real and imaginary
components and and the displacement
angles between the converter terminal voltages and currents are
and , respectively. The connection of the two converters is
better illustrated in Fig. 4 The following relationships apply to
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are the real powers transferred at the converter terminals
and the reactive powers supplied by the 50 and 60 Hz
ac systems to the converters, respectively.
The real and reactive powers depend on the dc current,
, which in turn depends on the dc side voltages of the
two converters and . The dc voltage, as shown in
Fig. 5, is a cosine function of , which, to obtain four quadrant
operation, must vary in the range of . This
makes the MLCR–CSC a very nonlinear system. In practice,
however, the dc voltages are kept within very narrow limits
such as shown in Fig. 5. If the power flow is from the 50
to the 60 Hz system, the dc voltage of the 50 Hz terminal
operates in a narrow band of and that of the
60 Hz terminal in a corresponding band of .
Controlling the converter near the unity power factor is much
more difficult as there is hardly any change in the cosine
function in this area, and thus producing practically no change
in the dc current . Therefore an upper limit is enforced
on the operating power factors of the two converters.
As the current components of the converter terminals are re-
lated to each other, the real current component of the 50 Hz side
and the imaginary current component of the 60 Hz side are used
as control parameters, while the imaginary component of the 50
Hz side and the real component of the 60 Hz side are dependent
on the operating state.
The control structure of Fig. 6 shows that the measured output
currents are then transformed into real and imaginary current
components, using the monitored source voltages as a reference.
The latter are also used as a reference to synchronize the multi-
pulse ramp signals sent to the converter GTO firing logic. The
real power and reactive power references and are divided
by the source voltages to obtain the real and imaginary current
commands. Finally, using the real and imaginary current errors,
the PI controllers derive the signals to be added to
Fig. 6. MLCR–CSC BTB link control structure.
the and settings to generate the and firing
instances to be sent to the CSC firing logic.
IV. SIMULATED PERFORMANCE
The test system modelled in PSCAD/EMTDC is based on the
simple diagram of Fig. 3. The BTB link interconnects two ac
systems operating at different frequencies (50 and 60 Hz) and is
rated to transfer up to 350 MW and additionally generate up to
240 MVAr at each of the converter stations. The two ac systems
are represented by a 50 kV voltage source in series with a 40%
reactance (equivalent to a short circuit ratio (SCR) of 2.5) and
the resistance of the dc interconnector is 0.1 .
A. Response to Active Power Changes
As the primary purpose of the link is to respond quickly to
market specified active power transfers, the dynamic response
to step variations in the active power is demonstrated in Figs. 7
and 8, which include the following information.
real power order;
reactive power order;
real power at 50-Hz system (converter 1);
real power at 60-Hz system (converter 2);
reactive power at the 50-Hz system (converter 1);
reactive power at the 60-Hz system (converter 2);
terminal RMS voltage at 50-Hz system (line to
line);
terminal RMS voltage at the 60-Hz system (line
to line);
converter 1 terminal voltage angle (with respect
to the 50 Hz source);
converter 2 terminal voltage angle (with respect
to the 60-Hz source);
converter 1 delay firing angle;
converter 2 delay firing angle;
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Fig. 7. Real and reactive power response to a real power order.
dc current;
dc average voltage at converter 1;
dc average voltage at converter 2.
Initially, the link operates under a real power order of 300
MW at the sending station and a reactive power order of 240
MVAr at the receiving station (i.e., generating 240 MVAr). After
200 ms the real power order is changed to 350 MW and at 500
ms the power order is returned to the original setting [i.e., wave-
form with two step changes as shown in Fig. 7(a)]. In each case
the results [Fig. 7(a) and (b)] show that the system reaches a
new steady-state condition after some 150 ms with a maximum
overshoot of about 20% of the step change.
The effect of these changes on the reactive powers
[Fig. 7(c) and (d)] show a larger disturbance at the sending
end (the active power controlling station). Although the latter
returns to the specified setting after 150 ms, the sending
station reactive power settles at a lower level [ instead
of the original MVAr according to Fig. 7(c)]. This
drop of reactive power causes a corresponding reduction in
the ac system voltage at the sending end of the link [from
55.75 to 54 kV or about 3% according to Fig. 8(a)]. The
voltage variation will, of course, depend on the magnitude of
the active power disturbance and the converter short circuit
ratio. In general, therefore, the assistance of on load tap
Fig. 8. Response of MLCR–BTB to a real power order.
change (OLTC) may be needed to keep the voltage within
specified limits.
B. Response to Reactive Power Changes
Figs. 9 and 10 illustrate the response of the link to step
changes in the reactive power at the receiving station (i.e.,
waveform in Fig. 9(a) with two step changes), while main-
taining the active power setting constant. Initially, the reactive
power (at the receiving station) is set at 240 MVAr. After
200 ms, the setting is changed to 200 MVAr and at 500 ms is
returned to the original value. Again, Fig. 9(a) and (b) shows
that it takes approximately 150 ms for the system to reach
the new steady state condition, after a small reactive power
oscillation at both stations. In this case the sending station
suffers a larger reduction in the reactive power injection [from
down to MVAr according to Fig. 9(b)], thereby
causing the ac system voltage to drop [from 55.75 to 54 kV
or about 3% according to Fig. 10(a)]. In general, however, the
assistance of OLTC may also be required.
V. CONCLUSION
The use of self-commutating multilevel current source con-
verters in combination with the standard parallel dual bridge
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Fig. 9. Real and reactive power response to a reactive power order.
configuration, offers a flexible alternative for back to back HVdc
interconnections. Its main advantages over PWM-VSC trans-
mission are greater efficiency and the continued use of the more
economical and robust thyristor valves for the main converter
bridges. In each particular application, these advantages will
need to be weighed against the cost of the reinjection circuit
components.
As compared with PWM–VSC transmission, where the re-
active power can be controlled with complete independence at
each end of the link, MLCR is somewhat restricted in this re-
spect. However, the back to back configuration operates under
a single central controller that will take into account simultane-
ously the needs of the interconnected systems to derive the op-
timum reactive power injections or meet the particular market
demand for ancillary services.
The power structure, steady state waveforms and control
system of the back to back link have been described and
extensive use made of EMTDC simulation to demonstrate
the response of the link to changes in the active and reactive
power settings. In all cases the proposed control strategy has
been shown to provide fast and satisfactory dynamic responses.
Under receiving end reactive power control, the ac system at
the sending end station is kept within about 3% for step changes
of 25% in the reactive power order at the receiving station.
However, a larger range of reactive power control may require
Fig. 10. Response of MLCR–BTB to a reactive power order.
the assistance of on load tap change control at the interface
transformers.
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